DDR ECC Algorithm

Computer Help and Discussions Hardware
1

I have some concerns on how the DDR perform the ECC checking and how the check bits is generated by DDR? I cannot find any information regarding the error checking for DDR in JEDEC document :( . Does anyone have the information?

Thanks in advance. :D